Abstract-A low quiescent current output-capacitorless CMOS LDO regulator based on a high slew-rate current-mode transconductance amplifier (CTA) as an error amplifier is presented. Load transient characteristic of the proposed LDO is improved even at low quiescent currents, by using a local common-mode feedback (LCMFB) in the proposed CTA. This provides an increase in the order of transfer characteristic of the circuit, thereby enhancing the slew-rate at the gate of pass transistor. The proposed CTA-based LDO topology has been designed and post-layout simulated in HSPICE, in a 0.18 µm CMOS process to supply a load current between 0-100 mA. Postlayout simulation results reveal that the proposed LDO is stable without any internal compensation strategy and with on-chip output capacitor or lumped parasitic capacitances at the output node between 10-100 pF.
I. INTRODUCTION
Low-dropout regulators (LDO) are widely used either alone in many integrated power management circuits or as post regulators of switching converters, as they can provide wideband and reliable regulated low noise supply voltage for noise-sensitive analog and RF loads [1] . The typical structure of an LDO consists of an error amplifier, a pass transistor controlled by the error amplifier, a feedback network, and an output capacitor. Most of conventional LDOs use a large offchip capacitor for stability requirements [1, 2] . However, large capacitors can not be implemented as on-chip capacitors. Therefore, output-capacitorless LDOs are needed for SoC applications. However, doing so will cause that the distance between poles at the output node of the LDO and the gate of the pass transistor decreases and, thus, the stability of the circuit worsens, significantly. Additionally, it will increase the output voltage deviations, ∆V out , when a sudden change occurs in the load current. Therefore, having a stable output-capacitorless LDO with small ∆V out and proper settling time (T settle ) is a design target.
Some papers in connection with output capacitorless LDOs have been reported in recent years [3] [4] [5] [6] [7] . The reported LDO in [3] has an ultra fast transient response characteristic with an on-chip output capacitor of 0.6 nF, which occupies a large silicon area. Moreover, it consumes significant high quiescent current of 6 mA and, thus, it is not appropriate for low power design. In [4] , a slew-rate enhancement stage is used between the output of LDO and the gate of pass transistor which increases the slew-rate at the gate node of the pass transistor and provides proper transient response. Similarly, in [5] , a capacitor multiplier stage is used between these two nodes in order to provide enough distance between the dominant and non-dominant poles and also minimize the effect of feedback loop-bandwidth limitation, improving the dynamic performance of the LDO. However, these solutions add more power consumption. LDOs based on the flipped voltage follower (FVF) were introduced in [6, 7] which suffer from weak load and line regulation and the need to have minimum load current for stability.
The transient response of an LDO is determined by both the loop gain bandwidth and the slew-rate at the gate of pass transistor (SR G ) [2] . Increasing the bandwidth makes the compensation process more difficult and, therefore, the bandwidth of LDOs is generally low. Additionally, if SR G is much slower than the gain-bandwidth product, transient voltage spikes appear at the output voltage node during fast load transient [1] . Thus, SR G should be increased in order to have a proper transient response. Using a high slew-rate current-mode error amplifier instead of a voltage-mode one, which suffers from limited slew-rate, can improve the transient response while also decreasing power consumption. In [8] , a class-AB push-pull amplifier was used as error amplifier to source and sink more current for charging and discharging the gate capacitor (C g ) of the pass transistor during the transient event. However, in low power mode, this amplifier will be capable to generate a considerable current into the output load only if a relatively large input voltage is applied to it. This fact causes high output voltage deviations in the LDO transient response. Additionally, the LDO output current range is between 50 µA to 50 mA and the stability of the regulator goes down significantly for output current less than 50 µA. This paper presents an output-capacitorless LDO based on a new class-AB current-mode transconductance amplifier (CTA) with capability of generating a considerable current even if the input voltage is not very large. Using this circuit as an error amplifier in the proposed LDO, it results in a proper transient response with small ∆V out even for low quiescent currents. II. PROPOSED CTA ERROR AMPLIFIER Slew-rate (SR G ) in a class-A OTA is proportional to the maximum bias current that the output capacitor can sink or source. However, increasing the bias current in order to increase SR G will cause more static power loss. Therefore, using a class-AB amplifier instead of class-A can eliminate this limitation. Fig. 1 shows the class-AB transconductance amplifier which was applied in the LDO reported in [8] . Applying the differential voltage V id to the input nodes, will cause that currents I 1 and I 4 always change in different directions. Assuming all transistors operate in the saturation region and neglecting body and channel length modulation effects, the large signal analysis can be derived as:
and V tp is the threshold voltage of input PMOS transistors. According to the aspect ratios of current mirrors and neglecting channel length modulation effect, the output current is . Thus, the transfer characteristic (i.e., I out versus V id ) is a second order function of V id . If one can increase the order of the transfer characteristic without decreasing the speed of signal path, this will enhance the slew-rate for the same V id . Using local common-mode feedback (LCMFB) technique can be a suitable approach for this purpose [9, 10] . Fig. 2 shows the proposed current-mode transconductance amplifier (CTA) in which LCMFB technique is used to enhance the slew-rate of the amplifier. When no differential voltage is applied to the input ports, currents I 1 and I 4 are equal to I B1 =I B2 =I B . In this situation no current flows through R 1 and R 2 . After applying a differential voltage of V id to the input ports, a differential current Therefore, the gate and drain voltages of M 6 and M 7 will change as follows: The resistors R 1 and R 2 act as a common-mode feedback circuit [11] and control the common-mode voltage level at the drain of M 6 and M 7 without altering the differential mode behavior of the circuit. According to (2) 
Assuming M 9 and M 10 are similar, the output current is . Therefore, when V id ≠0, the output current is equal to: th order function of V id . As a consequence, the circuit can enhance SR G by generating a considerable current into the output.
III. PROPOSED LDO
The transistor-level schematic of the proposed LDO is shown in Fig. 3 . It consists of the proposed CTA as the error amplifier, the pass transistor M p , the on-chip output capacitor, and the reference buffer. The aspect ratio of the pass transistor has been set to W/L=6000µm/0.18µm to provide a 100-mA load current at 200 mV dropout voltage. The LDO is configured in a unity feedback structure to have the output voltage equal to the reference one. When an error between these voltages is sensed by the error amplifier, the CTA generates a suitable current to source or sink the gate capacitance of M p . For example, in case that the load current increases, the output voltage will drop. Thus, the drain current of M 4 increases and that of M 1 decreases. It will cause the increase of the drain terminal voltage of M 7 and the decrease of the drain voltage of M 6 . Therefore, the drain current of M 8 increases and those of M 5 , M 9 , and M 10 decrease and, hence, the gate capacitance of M p is discharged so that more drain current is sourced to the load, increasing the output voltage. An analogous dual mechanism occurs when the load current decreases. The small signal model of proposed LDO is shown in Fig.  4 , in which g mi , R di , and C di are the transconductance, output resistance, and capacitance at the drain terminal of transistor M i , respectively. Also R g -C g and R out -C out are the equivalent resistance and capacitance at the gate and drain terminals of M p . Carrying out small signal analysis on the circuit, the DC gain, and pole-zero positions are as bellow: , and assuming C g , C out >>C d6 , C gdp , the pole P 3 and the zero Z 1 will be located at frequencies higher than two other poles and the unity gain frequency (ω T ). Therefore, it is possible to model the loop gain as a transfer function with two poles at frequencies below ω T . With an increase in the load current or for a small output capacitor, the distance between the poles becomes wider and, thus, the phase margin will be enhanced. Moreover, if R 1 and R 2 are voltagecontrolled resistors (transistors biased in the triode region), the phase margin can be adjusted by changing the resistors for a certain lumped capacitance at the output.
IV. CIRCUIT CHARACTERIZATION
The proposed LDO topology has been designed and laid out, as shown in Fig. 5 , to source the nominal load current between 0-100 mA and the obtained performance metrics correspond to HSPICE post simulations in a 0.18 µm CMOS process. In order to test the LDO for different values of output capacitor, C out is not included in the layout and the core area of the chip without the output capacitor is 110 × 230 µm 2 . The dropout voltage of the LDO is set to 200 mV for 1.2-2 V input voltage V in . The total quiescent current of the LDO, including the current consumed by the reference buffer circuit, is only 3.7 µA. Fig. 6 shows the simulated open loop AC response of the proposed LDO for light and heavy load currents with C out =100 pF. For an accurate AC response analysis, the values of phase margin for different load currents and output capacitors by considering the effect of process variation are shown in Fig. 7 . As it can be seen, even under the worst condition (large output capacitor and light load current) the proposed LDO is stable and has still an adequate phase margin and has a less sensitivity to the process variation. As it is obvious, the proposed LDO is stable even for the worst condition and its T settle and ∆V out are 6 µs and 277 mV, respectively. Line transient response of the LDO is shown in Fig. 9 , in which the line voltage is changed between 1.2 V and 1.8 V with rise and fall times of 1 µs. It indicates that, for all cases, the LDO has a T settle and ∆V out less than 9 µs and 47 mV, respectively. Table I Notice that using a high slew-rate CTA with very low quiescent current in the proposed LDO helps to achieve lower FOM in comparison to the other reported alternatives.
V. CONCLUSION
An output-capacitorless CMOS LDO regulator based on a high slew-rate CTA is presented. The load transient characteristic of the LDO is improved by using a LCMFB technique in the proposed CTA which results in an increase of its nonlinear transfer characteristic order. Post-layout simulation results in a 0.18 µm CMOS process show that the proposed LDO is stable for a wide load current range between 0-100 mA without any internal compensation capacitor and with output capacitor in the range of 10-100 pF while its total quiescent current is only 3.7 µA. 
